Journal Publications (SCI)

A SAT-based Methodology for Effective Clock gating for Power Minimization
Khushbu Chandrakar, Suchismita Roy
Accepted for publication.

Via –aware Dogleg Router using Boolean Satisfiability.
Shyamapada Mukherjee, Suchismita Roy
Vol. 26, No. 4, pages 1750064-1 to 24, November 2016.

Nearly-2-SAT Solutions for Segmented Channel Routing
Shyamapada Mukherjee, Suchismita Roy
IEEE Transactions on Computer Aided design of Integrated Circuits (TCAD)

SAT Based Solutions for Detailed Routing of Island Style FPGA Architectures
Shyamapada Mukherjee, Suchismita Roy
Elseviers Microelectronics Journal (MEJ)
Vol. 46(8), pages 706-715, August 2015.

SAT based Timing Analysis for Fixed and Rise/Fall Gate Delay Models.
Suchismita Roy, P.P.Chakrabarti, Pallab Dasgupta.
Elseviers Integration : The VLSI Journal.

Bounded Delay Timing Analysis and Power Estimation.
Suchismita Roy, P.P.Chakrabarti, Pallab Dasgupta.
Elseviers Microelectronics Journal (MEJ)

Satisfiability Models for Maximum Transition Power.
Suchismita Roy, P.P.Chakrabarti, Pallab Dasgupta.
IEEE Transactions on Very Large Scale Integrated Systems (TVLSI)

Event Propagation for Accurate Circuit Delay Calculation using SAT.
Suchismita Roy, P.P.Chakrabarti, Pallab Dasgupta.
ACM Transactions on Design Automation of Electronic Systems (TODAES)